A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures (Series in Computer Science)

A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures (Series in Computer Science)

Product ID: 0306477432 Condition: New

Payflex: Pay in 4 interest-free payments of R954.75. Read the FAQ
R 3,819
includes Duties & VAT
Delivery: 10-20 working days
Ships from USA warehouse.
Secure Transaction
VISA Mastercard payflex ozow

Product Description

A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures (Series in Computer Science)

Technical Specifications

Country
USA
Brand
Springer
Manufacturer
Springer
Binding
Hardcover
PartNumber
Refer to Sapnet.
Height
0.51
Length
6.22
Weight
0.72091159674
Width
7.54
ReleaseDate
2003-04-30T00:00:01Z
NumberOfItems
1