Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)
Product Description
Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)
This book serves as a hands-on guide to timing constraints in integrated circuit design. Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly. Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing. Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.
Technical Specifications
You might also like
Static Timing Analysis for Nanometer Designs: A Practical Approach
RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design
Digital Logic RTL & Verilog Interview Questions
Advanced Chip Design, Practical Examples in Verilog
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
SystemVerilog Assertions Handbook, 4th Edition: ... for Dynamic and Formal Verification