Verilog Digital System Design: Register Transfer Level Synthesis, Testbench, and Verification

You might also like...